ABSTRACT In this paper, we propose a novel structure of doping-less 1T-DRAM with raised body and Schottky contact to source/drain regions which uses thermionic emission to generate electrons and holes. As the device is free from physical doping, the problems associated with random dopant fluctuations will be eliminated in the proposed doping-less topology. Our simulation results show that a programming window of 28.7 μA/μm at a gate length of 10 nm with the retention time of 466 ms at 27 • C and 79 ms at 85 • C can be achieved with the proposed doping-less 1T-DRAM, which is much better than a conventional charge-plasma based doping-less 1T DRAM.
I. INTRODUCTION
Single transistor (1T) DRAMs have been evolving, and showing promising applications for next generation dynamic memory devices [1] - [7] . However, the fabrication complexity [4] - [6] and the lower programming window [7] at shorter gate lengths has been a concern. Additionally, ion implantation required in processing may lead to challenges in terms of uniformity of doping, fabrication complexity, Random Doping Fluctuation (RDF), and Fermi level pinning (FLP) [8] - [12] . The quest for reducing complexity has motivated use of doping-less 1T DRAM, which is the focus in this work. The doping-less 1T-DRAM not only eliminates the issues about extremely well-controlled junction but it also mitigates variability issues, such as random dopant fluctuations (RDF).
In this paper, a novel doping-less 1T-DRAM device, requiring a simplified fabrication process due to the absence of dopant implantation [2] - [3] , [13] - [15] , is presented through 2-dimensional simulations. For dynamic memory applications, the undoped region exhibits a higher carrier lifetime and reduced hole recombination which benefits to attain higher retention time [16] , [17] . In addition, memory functionality through single gate simplifies the operation with reduction in wordline/bitline complexity [18] .
In our present work, the raised part of the device with a gate length of 10 nm and height of 40 nm serves as the storage region that influences the current flowing through the body. Based on the holes stored in the raised area, the current levels are defined and show performance as a dynamic memory. The structure uses MS interface Schottky barrier that serves as n + Source and Drain regions. The workfunction for Schottky barrier is optimized such that thermionic 2168-6734 c 2019 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 7, 2019 emission is utilized as transport mechanism [19] and hole recombination and generation are regulated to achieve high retention as well as programming window. The use of low voltages can be beneficial for low power application for Internet of Things (IoT) applications.
II. DEVICE DESIGN AND SIMULATION
Device analysis was carried out using the Sentaurus TCAD tool with calibrated parameters for relevant electrical models [20] is shown in Fig. 1 . Fig. 1(a) shows the device diagram of conventional doping-less transistor. Fig. 1(b) shows the transfer characteristic, calibrated with experimental data with physical models of Shockley-ReadHall recombination and auger recombination. Band-to-Band Tunneling (BTBT) model is modified by using suitable empirical parameters to account for the spatial profile of the energy bands and also for the spatial separation of electrons generated in the conduction band from the holes generated in the valence band [21] . Avalanche effect is considered for impact ionization of the carriers accelerated by electric field. High field saturation mobility is employed through hydrodynamic model in simulation. We use hydrodynamic and avalanche model to simulate impact ionization condition for the device [22] , [23] . It is worthwhile to note that calibration is performed, from the real measurement results reported in our previous work [23] , in order to simulate all recombination and generation processes and band-to-band tunneling. Based on these, physical models used in the simulations include nonlocal band-to-band tunneling and nonlocal tunneling through insulating and Schottky barriers for a conventional dopingless FET [14] . The results show a good agreement with that in [14] shown in Fig. 1(b) . As shown in Fig. 2 (a) the structure of doping-less 1T-DRAM does not have any physical doping. The silicon film thickness (T si ) is 20 nm, buried oxide thickness (T Box ) is 30 nm, height of the raised body (T p ) is 40 nm and the equivalent oxide thickness (EOT) of gate dielectric layer (T ox ) is 1 nm. The gate length (L g ) used is 10 nm. An intrinsic body region has low p-type background doping of 10 15 cm −3 . The raised part of the device serves as the storage region that influences the current flowing through the body. Based on the holes stored in the raised area, the current levels are defined, and thus, show performance as dynamic memory. A negative gate bias (V g = −1 V) and a positive bias at the drain (V d = 1 V) are applied during write '1' that triggers impact ionization ( Fig. 2(b) ) which increases hole concentration in the storage region. A positive bias at the gate (V g = 1 V) is applied during write '0', removes holes from the storage region and allows recombination at the drain. During the hold operation a small bias at the gate (V g = −0.4 V) is applied, which preserves holes in the storage region after the write operation [24] .
In the doping-less 1T-DRAM, the operation of writing is based on the impact ionization (I.I.) as shown in Fig. 2 (b) that occurs in the high field region near the drain. The generated electrons contribute to the drain current while holes are pushed into Pseudo Neutral Region (PNR). The threshold voltage (V th ) reduces and current increases owing to a large amount of carriers accumulated in the PNR. When extra holes exist in the floating body and V th lowers, the cell state can be recognized as '1'. On the other hand, when excess holes are swept out from the floating body by positive bias on the body-drain junction and the V th becomes higher, the cell state can be recognized as '0' [25] . It should be noted that the difference between high read current (State "1") and low read current (State "0") is termed as Programming Window (PW). The bias during read determines PW and the time when the difference I is reduced by 50%, is evaluated as RT. Fig. 2(b) current densities for read '1' and read '0' states which current difference is the programming window. During the read operation a small drain bias (V D = 0.2 V) and a negative gate bias (V g = −0.8 V) are applied. It can be seen that their respective electron current density can be clearly identified.
Figs. 2(e) and 2(f) clearly show the hole density for Hole "1" and Hold "0" states. The hole densities are around 10 15 to 5×10 19 cm −3 and 10 9 to 10 11 cm −3 for Hole "1" and Hold "0" states, respectively. The fabrication processes of the new presented device are very simple as compared with its conventional and recent counterparts because no physical implantation technology is needed and no complex design structure is employed as shown in Fig. 3 . The start wafer can be a SIMOX or a BESOI wafer with intrinsic background doping. After the native oxide is etched out with standard RCA clean processes, the gate oxide and the polysilicon gate can be grown by performing thermal oxidation process and CVD deposition respectively as shown in Fig. 3(a) . After that, reactive ion etch can be carried out to pattern gate and raised body simultaneously as shown in Fig. 3(b) . Next, as shown in Fig. 3(c) the spacer process can be performed before the Schottky Source/Drain are formed as shown in Fig. 3(d) . Finally, after the back-end of line is done, the new presented memory device can be produced. Fig. 4(a) shows Programming Window (PW) and Retention Time (RT) as a function of the height (T p ) of raised body at 27 • C. Both PW and RT reduce if T p is too short. The reason for the same is that the stored holes are close to the current (electrons) during read operation, and as a result, holes recombine rapidly. If T p is too high then it will reduce the electric field and programming window. We observe I d -V g characteristics as a function of T p in Fig. 4(b) , which demonstrates its influence on the input characteristics. When T p is high, holes do not recombine with electrons, and higher current is observed. To enhance PW, we select the optimum T p as 40 nm. It is worthwhile noting that for higher T p , a larger PNR is achieved and holes can be accumulated. If T p is large enough (e.g., T p = 40 nm), the PNR is not significantly affected (less sensitive) by the negative gate bias. On the contrary, if T p is smaller, PNR becomes smaller. As a result, an increase in negative gate bias results in strong band-to-band-tunneling which leads to higher current sensitivity (T p = 30 nm). Thus, I D increases with a higher negative gate bias and decreases as T p reduces. Fig. 4(c) shows the visible kink effect [26] , [27] for different heights of the raised body. Kink effect reflects the increase in drain current due to hole accumulation along with the shift in V th . Increasing the height of raised body from 0 nm to 50 nm, enhances the kink effect. It indicates that higher T p facilitates enough storage volume for holes generated due to impact ionization. As shown in Fig. 4(d) , reducing hold voltage is beneficial for low voltage operation. The current for read '1' reaches saturation after the V g,Hold bias of −0.4 V. RT increases for V g,Hold from −0.2 V to 0 V, because reduction of state '1' current. The sharp degradation of the state with increased recombination results in the decrease in RT. Therefore, we have investigated the performance of dynamic memory at high temperatures (85 • C) and it is observed that RT > 64 ms can be achieved at a small and negative bias of −0.15 V. The graph signifies the maximum limit of scaling down of the hold bias. (W1, H1, R1, W0, H0 , and R0) for room and high temperatures as well when a pulsed biasing vector is given. It can be seen that the respective leakage currents of H1 and H0 states are 1.8 × 10 −4 µA/µm and 1.4 × 10 −3 µA/µm, which are much less compared to W1. Therefore, the power consumption during Hold is much smaller and can even be ignored because both source/drain are grounded at the same time. Fig. 5(b) shows the hole density stored in the storage region versus time. It should be noted that the y-axis (Hole density) is in log scale and the hole densities stored in W0, H0, and R0 are much less compared to those of W1, H1, and R1.
The trade-off between PW and RT with Schottky barrier height is shown in Fig. 6(a) , from which we can observe that Aluminum (Al) with a barrier height of 0.5 eV offers the best compromise between PW and RT. Using Nd (0.3 eV) does increase PW but at the expense of RT which is maximum for Ni (0.8 eV). Indeed, a low barrier height allows more carriers flowing in/out of the storage region which provides more recombination current especially for the '1' state, thereby enlarging PW and reducing RT. Fig. 6(b) shows PW and RT versus different gate work functions. It can be seen that maximum PW can be achieved by using gate workfunction of 4.5 eV. The read '1' as well as the read '0' currents decrease when gate workfunction increases. However, the rate of decrease of read '0' current is more as compared to that of read '1' when the work function is below 4.6 eV. When the workfunction exceeds 4.6 eV, the read '0' current reduces and PW is close to the read '1' current. Increasing gate workfunction enhances the depletion, which lowers read '0' current. As read '0' current drops below 1 µA, it does not contribute to PW. A gate workfunction of 4.5 eV is most suitable for low power DRAM. The power consumption in erase and hold states is insignificant and most power is consumed in write "1" state. We attempt to use different operating drain bias to further reduces the power consumption of doping-less DRAM. Fig. 6(c) shows that the drain voltage of 1 V can save ∼28.7 % power consumption when compared with a drain voltage of 1.2 V. variation in V d is from 0.9 V to 1.1 V at 27 • C. We varied T p for the simulation. As shown in Fig. 7(a) , for a low power supply, V d for Write '1' can be as low as 0.9 V. In this case, the programming time is ∼8.5 ns at T p = 30 nm and ∼12 ns at T p = 40 nm. In Fig. 7(b) we can observe that a programming time of 4 ns can be achieved when V d = 1 V and T p = 50 nm. If drain voltage is higher (1.1 V), the programming time can be reduced below 3 ns as shown in Fig. 7(c) . This shows that DL 1T-DRAM can be useful for IoT applications. In Figs. 8(a)-(b) , we compare the performance of dopingless 1T-DRAM with other devices [4] , [5] , [24] , [28] - [30] . It can be seen that our device has a high retention time at L g = 10 nm. Although TFET 1T-DRAM has a high retention time but the operating voltage is quite high and the programming window is also too small. The proposed doping-less DRAM at lower gate lengths and drain biases exhibits improved metrics in comparison to other DRAMs which highlights its potential for low power IoT applications.
In Fig. 9 , we compare the temperature-dependent performance of the proposed doping-less 1T-DRAM with other devices [4] , [5] , [21] , [28] , [29] . It can be see that our device has a stable programming window as the operating temperature is increased from 27 • C to 125 • C with a short gate length of 10 nm and drain biases. Meanwhile, our presented doping-less memory cell has a simple structure and can be realized easily, which further highlights its significance for low power applications.
III. CONCLUSION
In this paper, we propose a low power doping-less 1T-DRAM with Schottky contacts at source/drain regions rather than a charge plasma based one. An in-depth analysis of doping-less 1T-DRAM has demonstrated that with the use of suitable materials for gate and Schottky contact, the optimum performance in terms of scalability, retention and programming window can be achieved. Our results show that a programming window of 28.7 µA/µm at a gate length of 10 nm can be achieved along with a retention time of 466 ms at 27 • C and 79 ms at 85 • C. This work provides a new approach to understand the structure of the doping-less 1T-DRAM for low power IoT applications.
